![Intel's Broadwell Xeon E5-2600 v4 chips: So what's in it for you, smartie-pants coders • The Register Intel's Broadwell Xeon E5-2600 v4 chips: So what's in it for you, smartie-pants coders • The Register](https://regmedia.co.uk/2016/03/31/xeon_e5_v4_hcc_rings.jpg)
Intel's Broadwell Xeon E5-2600 v4 chips: So what's in it for you, smartie-pants coders • The Register
![io - How do Intel CPUs that use the ring bus topology decode and handle port I/O operations - Stack Overflow io - How do Intel CPUs that use the ring bus topology decode and handle port I/O operations - Stack Overflow](https://i.stack.imgur.com/lmsdh.png)
io - How do Intel CPUs that use the ring bus topology decode and handle port I/O operations - Stack Overflow
![Intel's New On-Chip Topology: A Mesh - Sizing Up Servers: Intel's Skylake-SP Xeon versus AMD's EPYC 7000 - The Server CPU Battle of the Decade? Intel's New On-Chip Topology: A Mesh - Sizing Up Servers: Intel's Skylake-SP Xeon versus AMD's EPYC 7000 - The Server CPU Battle of the Decade?](https://images.anandtech.com/doci/10158/v4_24coresHCC.png)
Intel's New On-Chip Topology: A Mesh - Sizing Up Servers: Intel's Skylake-SP Xeon versus AMD's EPYC 7000 - The Server CPU Battle of the Decade?
![Zen 3" Chiplet Uses a Ringbus, AMD May Need to Transition to Mesh for Core-Count Growth | TechPowerUp Forums Zen 3" Chiplet Uses a Ringbus, AMD May Need to Transition to Mesh for Core-Count Growth | TechPowerUp Forums](https://www.techpowerup.com/img/igms9I6Ize5O1AUW.jpg)
Zen 3" Chiplet Uses a Ringbus, AMD May Need to Transition to Mesh for Core-Count Growth | TechPowerUp Forums
![Putting it all Together - Return of the Ring Bus - Intel's Larrabee Architecture Disclosure: A Calculated First Move Putting it all Together - Return of the Ring Bus - Intel's Larrabee Architecture Disclosure: A Calculated First Move](https://images.anandtech.com/reviews/video/intel/larrabee/uArchIntro/lbee.png)
Putting it all Together - Return of the Ring Bus - Intel's Larrabee Architecture Disclosure: A Calculated First Move
![Intel Skylake-X and Skylake-SP Utilize Mesh Architecture for Intra-Chip Communication - PC Perspective Intel Skylake-X and Skylake-SP Utilize Mesh Architecture for Intra-Chip Communication - PC Perspective](https://pcper.com/wp-content/uploads/2017/06/8dbc-xeon-processor-5.jpg)
Intel Skylake-X and Skylake-SP Utilize Mesh Architecture for Intra-Chip Communication - PC Perspective
![Zen 3" Chiplet Uses a Ringbus, AMD May Need to Transition to Mesh for Core-Count Growth | TechPowerUp Forums Zen 3" Chiplet Uses a Ringbus, AMD May Need to Transition to Mesh for Core-Count Growth | TechPowerUp Forums](https://www.techpowerup.com/img/Z5QMNr35t5MjUyIS.jpg)
Zen 3" Chiplet Uses a Ringbus, AMD May Need to Transition to Mesh for Core-Count Growth | TechPowerUp Forums
![Intel Announces New Mesh Interconnect Architecture For Its Upcoming Xeon Scalable Processors | HotHardware Intel Announces New Mesh Interconnect Architecture For Its Upcoming Xeon Scalable Processors | HotHardware](https://hothardware.com/ContentImages/NewsItem/41303/content/small_xeon-ring-bus.jpg)
Intel Announces New Mesh Interconnect Architecture For Its Upcoming Xeon Scalable Processors | HotHardware
![Intel Makes a Mesh: New Core-to-Core Communication Paradigm - The Intel Skylake-X Review: Core i9 7900X, i7 7820X and i7 7800X Tested Intel Makes a Mesh: New Core-to-Core Communication Paradigm - The Intel Skylake-X Review: Core i9 7900X, i7 7820X and i7 7800X Tested](https://images.anandtech.com/doci/11550/knl_mesh.png)